Abstract--In this paper, the implementation of a digital signal processor (DSP) based H.264 decoder for a multi-format set-top box is described. Baseline and Main profiles are supported. Using several software optimization techniques, the decoder has been fitted into a low-cost DSP. The decoder alone has been tested in simulation, achieving real-time performance with a 600 MHz system clock. Finally, it has been integrated in a multi-format IP set-top box using a commercial development board based on the DSP @ 600 MHz. Tests in a real environment have been performed using this board with good results.
I. INTRODUCTION
In the last years, new video coding standards [1] [2] have been adopted allowing more data compression but increasing the complexity for both encoders and decoders as well [3] . With the latest generation of Digital Signal Processors (DSPs) [4] - [6] , very flexible decoders can be implemented at a relative low cost. The complexity of an H.264 decoder may increase by a factor up to 2 regarding to MPEG-4 SP [3] , which in turn is more complex than MPEG-2. Thus, a real-time H.264 standard definition DSP-based decoder is hard to obtain [7] - [9] .
In this paper, the implementation of an H.264 decoder based on a low-cost DSP and its integration on a multi-format IP set-top box (STB) is described. The most important challenge is to integrate all the IP STB tasks in a low-cost DSP. Section II explains the decoder implementation. Section III describes the tests performed and their results. Section IV describes the decoder integration into the STB. Finally, section V is devoted to the conclusions.
II. DECODER IMPLEMENTATION
The decoder has been implemented on a low-cost fixed point video-oriented DSP [6] . Basic Profile (BP) and Main Profile (MP)' of H.264 standard [2] at level 3 have been implemented. The starting point has been a standard compliant raw-C decoder fully tested first in a PC environment and then moved to the DSP. This initial code was optimized to increase the execution speed in two orders of magnitude.
In Fig. 1 Fig. 3 . First, a test stream is read from a file on a picture basis and written into a stream buffer allocated in external memory. Then, the decoder reads the stream from this memory decodes it and writes the decoded picture into a file.
* -f Fig.3 . Test-bench used to profile the decoder. 
INTEGRATION INTO THE IP STB
The decoder has been integrated into an IP STB [11] and tested using a board [12] based on the DSP @ 600 MHz. The IP STB has a multi-task software architecture that has been built using the RF5 [13] model (see Fig. 4 ). A multi-task realtime kernel schedules the tasks execution and allows intertasks communication. The H.264 decoder has been embedded in the video decoding task. The test-bench can be seen in Fig.  5 . A commercial encoder [14] generates the test sequences encapsulated in MPEG-2 Transport Stream over IP3. The board decodes and presents the audio and video information on a TV display. In Table II , the percentage of CPU load spent by the decoder and by the overall system is given. These data have been measured using an internal DSP timer. [13] IV. CONCLUSIONS
In this paper, the implementation of an H.264 decoder on a low-cost DSP and its integration on a single-chip multi-format STB have been shown. Tests in a real environment have been made with a 600 MHz system clock. These tests show that real-time is achieved for BP and could be achieved for MP with a 720 MHz system clock. Our current work is focused on the assembling of some modules and the implementation of ASO, slice groups and interlaced video.
